
Mess roising	samy
Sheet	#47

le: 43 ch & t

- AA PART				*
1	- We need MFC Step when read or writing to the main memory	ling f	ron	
	to Synchoronize the Operation of and the main memory.	the p	10 Ces.	sac
	ve vricing microcy.	- 7	172	1 3
2.	Given Figure 7.6 Add (R3), R1	Chick	(1)	199A
	Step Action	Clock 1 cycle		-1
*******	1. PCout, MARin, Read, Select 4, ANN, Z		1 1	2ns
	22 Louts PCin, You WMFC		, 2	
	3. IDROUT, IRIN	11	11	205
	4- Krout, MARin, Read	11	1_1_	izns.
	5- Ryout, Tin, WMFC		2	160sa
	6. MDRout, Selectly, Add, Zin	1 1	1_1	205
e management of the second of	7. Zout Rin, End	1	1.	2 1.5
	total Cycles	17	9	
	assume			
$\sqrt{2}$	Memory read, or Write takes	·	+	all talled and described in the hopping to the
	the same time as one = 7 clock ago	es x	li d	
	the same time 95 one = 7 clock you internal processor (Cotal execution time)	ycle 11.	زمن	
3.)	memory access time =			Manual Communication of the Co
	2 processor clack period.			

estimate total execution = 9 clock Cycles-xti

the processor wait in step 2 & = 2 * 16 nse = 32 nsec other steps = 5 * 2 nsec = 10 nsec total time = 22 ns + 10 ns = 42 ns



	5. For Figure 7-1	
	Write the Sequence of Control Steps the bus structure in Figure 7-1 immediate. Padd # Num, Rs	required for
	Hald # Num, K1	
	Steps action	
	1- PCout, MARIN, read select 4, Add, Zin &c. Zout, PCin Yin, WMFC 3. MDRout, IRIN 4. Select constant, RLout, Add, Zin 5- Zout, Rlin, End.	هرنسوری ک
· · · · · · · · · · · · · · · · · · ·	(b) Add Num, R1	
3	Steps action	
t	1-PCout, MARin, Read, Select 4, Add, Zin 2-Zout, PCin, Yin, WMFC 3-MDRout, IRin 4. Offset field-of I Rout, MARin, Read 5-R1 out, Yin, WMF 6. MDRout, Select Y, 7. Zout, R1in, End-	
-	•	
	i e e e e e e e e e e e e e e e e e e e	

1

th,

C Add (num), R1	
Steps action	
1- Pcout, MARin, Read, Select 4, ANd, Zin 2- Zout, Pcin, Yin WMFC	
3- MD Rout IRin 40 Offset field of IRout, MARin, Read	
5-WMFC.	-
6-MDROUT, MARIN, Read 7-Rout, Yin, WMFC	
g MDRout, Selecty, Add, Zin g Zout, R1 in, End.	
Suggest a scheme that exploits the steps to reduce the complexity of the block figure 7-11-	se Common_ e CnCoder
immediate 3-addressing a NO, Godes (Alos) Direct Modes	ν π 1 ge).
Indirect e	
[Suggest] 1-PCout, MARin, Read, Select 4, Add, Zin	
2. Zout, PCin, Lin, WMFC	
3. MDRout, IRin, Road, Select 4, Add, Zin	
 5. Zout, Phy If imm branch to 10	

4

6-WMFC	1-1	<u></u>
7. MDROUT, MAKIN, Kedel, IT ADS BRUNCH	10 1.	
8- (1) M FC		
g. MDRout, MAKIN, Keals		- mot
10. Klout, Yin, WMTC	4	pirect
11. M) Kout, Select Y, AND, ZW		A
12. Zouto Rin, End.		
		and the second s
problem		
Deach control step 2		
assume percample. Type 7-6	_	16 nsec
Dassome wall in stops where	<i>/</i> . ——	10.271.
Steps seem		
1 : (40 @ 06) = 9 * 16 r	sec=	32 yrsec.
Wait in Step 2) 20 2 5 42 1	s-ec =	1) NSec
exem time in steps 19316 F- 01		()
tatal time = 32 nsec+10=		
total time = 32 nsec+10 =		
total time = $32 \text{ nsec-+10} =$ processor idle time = $\frac{32}{42}$		
The same of the sa	7. MDROUT, MAKIN, Kead, IF ADS BRANCH 8- WM FC 9. MDROUT, MIARIN, Lead 10- RIOUT, YIN, WM FC 11- MDROUT, Select Y, Add, Zin 12. Zout, Rin, End. predolem predolem peach control step= 2 nsec assume peach maitin steps Dand S Steps Steps cutions	7. MDROUT, MARIN, Read, IT ABS BRIMENTO I 8. WM FC 9. MDROUT, MIARIN, Read 10. RIOUT, YIN, WM FC 11. MDROUT, Select Y, Add, Zin 12. Zout, Rin, End. 12. Zout, Rin, End. peach control step= 2 nse assume peach figure 7.6 Dassume wait in steps Qand 6 = Steps steps 11. Steps 2 and 6 = Steps 12. Steps 13. Steps 2 x 16 nsec=